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In this paper, a 2D analytical model for the Dual Material Surrounding Gate MOSFET (DMSG) by solving
the Poisson equation has been proposed and veriﬁed using ATLAS TCAD device simulator. Analytical
modeling of parameters like threshold voltage, surface potential and Electric ﬁeld distribution is
developed using parabolic approximation method. A comparative study of the SCEs for DMSG and SMSG
device structures of same dimensions has been carried out. Result reveals that DMSG MOSFET provides
higher efﬁcacy to prevent short-channel effects (SCEs) as compared to a conventional SMSG MOSFET due
to the presence of the perceivable step in the surface potential proﬁle which effectively screen the drain
potential variation in the source side of the channel. A nice agreement between the results obtained from
the model and the results obtained from numerical TCAD device simulator provides the validity and
correctness of the developed model.
Copyright © 2014, Karabuk University. Production and hosting by Elsevier B.V. All rights reserved.1. Introduction
Increased short-channel effects (SCEs) appear as a major road-
block to maintain the performance enhancement in conventional
bulk Si MOSFETs with deca-nanometer technology node. According
to ITRS [1], incorporationofnewtechnologies is becoming crucial for
deep sub-micronCMOSdevices. Amongdifferent possible solutions,
non-conventional MOSFET device structure employing the gate-
material engineering [2] improves the gate transport efﬁciency by
modifying the electric ﬁeld pattern and the surface potential along
the channel, resulting in higher carrier transport efﬁciency, higher
transconductance and SCEs suppression. In 1999, a new type of FET
structure, proposed by Long et al. [3] is that the dual-material gate
(DMG) FET, employing “gate-material engineering” to improve both
carrier transport efﬁciency and SCEs. The gate material with higher
workfunction near the source end acts as the “control gate”, while
the gatematerialwith lowerworkfunctionnear the drain end acts as
the “screening gate” that prevents any changes in the drain bias to
affect the channel region under the ﬁrst gate. In the DMG MOSFET,
two metals M1 and M2 of different workfunction are amalgamated
together laterally. The workfunction of M1 is greater than M2 i.e.. Pal), angsumansarkar@ieee.
ity.
duction and hosting by Elsevier BFM1 > FM2. Such a conﬁguration introduces a step function in the
potential along the channel such that the electricﬁeld distribution is
enhanced at the source side to increase the carrier velocitywhile the
drain potential change will be screened. Work function in M2 is
chosen greater than M1 for a p-channel MOSFET and vice-versa for
ann-channelMOSFET. In spiteof the severalbeneﬁts offeredbygate-
material engineering, the major issue of concern is the viability of
fabrication. Recently, Sarkar et al. [4] has emphasized the challenges
and current status of the fabrication of DMGMOSFET.
Recently, the multiple gate MOSFETs like Double-gate (DG) [5],
triple gate [6],FINFET [7] and surrounding gate (SG) [8] MOSFETs
has manifested themselves as the most popular candidate for
nanoscale design for providing a better scalability option [9].
Excellent short channel effects (SCEs) immunity, high trans-
conductance and near ideal subthreshold slope have been re-
ported by many theoretical and experimental studies on this
device [10].
A dual-material double-gate (DM-DG) SOI MOSFETs proposed
by Reddy et al. [11] employs gate-material engineering to reduce
SCEs signiﬁcantly when compared to with the DG SOI MOSFET. To
get further improvement against SCEs Tiwary et al. [12] proposed
TM-DG MOSFET and also developed an analytical subthreshold
model. It is inevitable that all variants of FinFETs will ﬁnally change
to surrounding gate nanowire FETs, because of their best electro-
static gate-control, higher control of SCEs and larger channel area
for the nanowire surface per unit area [13e15]..V. All rights reserved.
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surrounding gate MOSFET using Bessel functions. On the other
hand, surface- potential based model with moderate accuracy
such as [17e19] uses the simple polynomial approximation of the
potential proﬁle to offer reduced computational burdens and is
suitable for the circuit simulation and the device design as
compared to Fourier series based approaches [20]. On the other
hand, superposition technique based modeling approach was also
reported [21], requiring a large computational burden. A
computationally efﬁcient modeling based on pseudo-2d approach
using Gaussian box in circular coordinates was also proposed
[22,23]. Recently Sharma et al. [24] reported a more accurate
isomorphic polynomial potential distribution based modeling
approach. However, in this study we have chosen parabolic po-
tential based approach due to its simplicity and reduced compu-
tational complexity.
To incorporate the advantage of the gate engineering tech-
niques combied with the structural advantage of surrounding
gate MOSFET, a novel device structure called Dual Material Sur-
rounding Gate (DMSG) MOSFET is proposed [25]. Later, Chiang
et al. reported an analytical subthreshold model using super-
position technique [26]. On the other hand, Wang et al. devel-
oped a model for triple material surrounding gate MOSFET using
superposotion method [27]. Another superposition based model
was reported for cylindrical surrounding gate MOSFET [28].
Recently, parabolic potential approach based model of triple
material surrounding gate MOSFET was also reported [19]. In this
paper, an analytical subthreshold model has been developed to
study the effect of gate engineering on surrounding gate MOSFET
to reduce SCEs by modeling surface potential, Electric Field,
threshold voltage and drain current. Moreover, the effect of
radius downscaling on the device performance was observed has
also been studied. The analytical modeling demonstrate that
DMSG MOSFET structure exhibits signiﬁcantly enhanced perfor-
mance in terms of threshold voltage roll-off and DIBL makes it a
potential candidate for future generation n-MOSFET based cir-
cuits. The results are validated with numerical 2-D device
simulation.2. Model derivation
2.1. Device structure
Fig. 1 shows the 3-d structure of the DMSG n-channel MOSFET
considered in this study. In this structure two different gate ma-
terials (M1 and M2) having different workfunctions (FM1 and FM2)
with lengths L1 and L2 are amalgamated together to form the gate
terminal with total gate length deﬁned as L ¼ L1 þ L2. The gate
materials are chosen in such a way (FM1 > FM2) so that the ma-
terial with higher workfucntion is kept near the source endFig. 1. 3-d structure of a dual material cylindrical surrounding gate MOSFET.functioning as the “control gate” and the material with lower
workfucntion is kept near the drain end to function as a “screen
gate”. Gold (Au FM1 ¼ 4.8 eV) and Cadmium (Cd) are used as two
gate metals to from the gate terminal with their workfunctions
4.8 eV and 4.0 eV respectively. The p-type channel doping level is
kept at 6  1016 cm-3 and for nþ source/drain regions doping re-
gion is chosen as 5  1019 cm3 with an abrupt doping proﬁle at
the drain/source to channel edges. Hafnium dioxide (HfO2) is
chosen as gate oxide material, in place of conventional SiO2 (3.9ε0)
due to its higher permittivity (22ε0) with an Effective Oxide
Thickness (EOT) equals to 1.2 nm in order to reduce gate leakage
tunneling current [29], where ε0 denotes the permittivity of the
free space. Moreover, it has been demonstrated that as thickness
of the oxide reduces, the gate-to-channel capacitance value in-
creases as compared to gate-to-drain capacitance, indicating a
higher gate-controllability, resulting in diminished SCEs and better
performance [30]. However, beyond 1 nm gate oxide dielectric
thickness, the gate-leakage tunneling current becomes signiﬁcant.
Therefore, High-k metal dielectric materials such as HfO2 with
gate-metal stack structures can be considered as a remedy for
simultaneous reduction of the gate-leakage current with oxide
thickness downscaling [31,32]. The diameter of the Si pillar is
chosen 2R ¼ 20 nm. As we are dealing with devices having radius
greater than 5 nm and channel length greater than 10 nm,
therefore quantum mechanical effects (QMEs) are negligible [33]
and are not considered in this work. Moreover, a ballistic trans-
port model is not considered in this study, as ballistic transport is
signiﬁcant for channel length less than 10 nm [34]. The device
parameters are taken according to the International Technology
Roadmap for semiconductors 2009 version for low operating po-
wer applications [1].
2.2. Model development for surface potential and electric ﬁeld
Neglecting the inﬂuence of mobile charge carriers and ﬁxed
trapped charges within the oxide, the 2-d Poisson's equation before
the onset of strong inversion can be written as [35]
1
r
v
vr

r
vðfðr; zÞÞ
vr

þ v
2ðfðr; zÞÞ
vz2
¼ qNA
εSi
(1)
Where NA is the acceptor doping concentration of the thin silicon
ﬁlm in (cm3), εSi is the relative permittivity of silicon, q is the unit
electron charge (1.6  1019coulomb), f(r,z) is the 2D potential
distribution in the channel, r is radius of the cylindrical Si ﬁlm and
zand is the distance along the channel with reference to the
source.
As proposed by Young [36] the potential proﬁle in the axial di-
rection, i.e., the z-dependence of f(r,z) can be approximated as
simple parabolic function and can be written as
fðr; zÞ ¼ c1ðzÞ þ c2ðzÞr þ c3ðzÞr2 (2)
Where the arbitrary coefﬁcients c1(z), c2(z) and c3(z) are to be
determined from the following boundary conditions;
1. Surface potential at r ¼ R is a function of z only.
fðR; zÞ ¼ fSðzÞ (3)
Where, fS(z) is the surface potential at the Si/SiO2 interface.
2. Due to radial symmetry the electric ﬁeld in the center of the
cylindrical channel is considered as zero
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vr
 ¼ 0 (4)
r¼0
3. The electric ﬁeld at r ¼ R (Si/SiO2 interface) is continuous.
vfðr; zÞ ¼ Cf ½VGS  fSðzÞ  VFB (5)vr r¼R εSi
Where Cf ¼ εOX/(Rln(1 þ tOX/R)) is the oxide capacitance (per unit
area) for the cylindrical coaxial geometry with external radius
equal to (R þ tOx) and internal radius equal to R, VGS is the gate to
source voltage, VFB is the ﬂat band voltage, tOx is the effective oxide
thickness (in nm), εOx is permittivity of the oxide.
4. Potential at the source end is
fð0;0Þ ¼ fSð0Þ ¼ Vbi (6)Where Vbi is the built-in potential between source and channel
junction.
5. Potential at the drain end is
fðL;0Þ ¼ fSðLÞ ¼ Vbi þ VDS (7)Where L is the device channel length and VDS is drain to source
voltage.
By solving (3)e(5), we get arbitrary coefﬁcients c1(z), c2(z) and
c3(z) to be
c1ðzÞ ¼ fSðzÞ

1þ Cf R
2εSi

 Cf R
2εSi
½VGS  VFB (8a)
c2ðzÞ ¼ 0 (8b)
c3ðzÞ ¼
Cf
2RεSi
½VGS  fSðzÞ  VFB (8c)
So by substituting (8) into (2), the 2-D potential in the cylindrical
surrounding gate may be expressed as follows
fðr; zÞ ¼ fSðzÞ

1þ Cf R
2εSi

 Cf R
2εSi
½VGS  VFB þ
Cf
2RεSi
½VGS  fsðzÞ
 VFBr2
(9)
Substituting this value of f(r,z) from (9) in (1), a second order
differential equation can be obtained as
d2fSðzÞ
dz2
 l2fSðzÞ ¼ b (10)
Where l2 ¼ 2Cf/εSiR and b ¼ qNA/εSi  l2(VGS  VFB)
The solution of the differential equation in (10) is of the form.
fSðzÞ ¼ Aelz þ Belz 
b
l2
(11)
For the two regions under the gate material M1 and M2, the
solution of the Poisson's equation can be written asRegion 1 : fS1ðzÞ ¼ Aelz þ Belz 
b1
l2
for 0  z  L1 (12)
Region 2 :fS2ðzÞ¼CelzþDelz
b2
l2
forL1<zðL1þL2Þ (13)
The constant b1 and b2 are different for two different gate
metals. The Flatband voltages for two different regions are given by
VFB1 ¼ FM1  FSi
VFB2 ¼ FM2  FSi
Where FSi denotes the workfunction of Silicon.
The differentiation of surface potential is carried out with
respect to Z direction (along the channel) to obtained the distri-
bution of the Electric Field given by
Ez1 ¼
dfs1ðzÞ
dz
¼
h
Ael
z  Belz
i
(14)
Ez2 ¼
dfs2ðzÞ
dz
¼
h
Cel
z  Delz
i
(15)
The coefﬁcients A, B, C and D in the above equations are given by
A ¼
V1e
lL
2  V2  b1l2
h
1 elL2
i
elL2  elL2
(16)
B ¼
V1e
lL
2  V2  b1l2
h
1 elL2
i
e
lL
2  elL2
(17)
C ¼
V2e
lL
2  V3  b2l2
h
1 elL2
i
1 elL (18)
D ¼
V2e
lL
2  V3  b2l2
h
1 elL2
i
1 elL (19)
Using the continuity of the Electric Field by equating (14) and
(15) for z ¼ L1
dFS1ðzÞ
dz

Z¼L1
¼ dFS2ðzÞ
dz

Z¼L1
(20)
The value of surface potential V2 at the junction of two-materials
can be obtained and is given by
V2 ¼
V1 þ V3 þ b1l2

1 cosh lL2

þ b2
l2

1 cosh lL2

2 cosh lL2
(21)2.3. Threshold voltage model
In a dual material gate structure, the position of the minimum
surface potential is always located under the gate material having
higher workfunction (M1) [37]. Therefore, the position of the mini-
mum surface potential can be found by equating the derivative of the
surface potential under M1 to zero. By equating dfs1(z)/dz ¼ 0, we
obtain
zmin ¼
1
2l
ln

B
A

(22)
By substituting (22) i.e. the value of zmin in (12) the value of
minimum surface potential can be calculated as
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ﬃﬃﬃﬃﬃﬃ
AB
p
 b12 (23)l
The threshold voltage VTh is deﬁned as the gate voltage for
which the minimum surface potential is twice the bulk potential to
induce a conducting channel at the surface of the MOSFET. There-
fore, to determine the expression of threshold voltage, minimum
surface potential fS,min is equated to 2FF.
So, the threshold voltage VTh is value of VGS for which
fS;min ¼ 2fF (24)
Here FF is the difference between the extrinsic Fermi level in the
bulk region and the intrinsic Fermi level. Therefore, substituting
VGS ¼ VTh in (24) and solving for VTh, the threshold voltage can be
expressed as
VTh ¼
u1±
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
u21  4u2u3
q
2u2
(25)
The coefﬁcients u1, u2 and u3 are given in Appendix-A.Fig. 2. Variation of the Surface Potential proﬁle as a function of the position along the
channel for DMSG MOSFET with L1 ¼ L2 ¼ 20 nm, FM1 ¼ 4.8 eV, FM2 ¼ 4.0 eV and for
SMSG MOSFET with L ¼ 40 nm and FM ¼ 4.8 eV.2.4. Current model
The electron current along the channel of a Surround gate
MOSFET can be written as described in [23]
IDSðzÞ ¼
ZR
0
2pRJðr; zÞdr (26)
Subthreshold conduction is dominated by the diffusion current
and is given bypresented in [26,38]
Jðr; zÞ ¼  m
0
n
1þ qðVGS  VThÞ
qnminðr; zÞ
dVðzÞ
dz
(27)
Where nmin ¼ nief
0
S;minV=VT , Substituting this value of the inversion
charge carriers
IDSðzÞ ¼
m0n
1þ qðVGS  VThÞ
pqniR
2dVðzÞ
dz
e
f0
S;min
V
VT (28)
Integrating the above equation along the channel and applying
boundary conditions with the boundary conditions at source
V(0) ¼ 0 and drain V(L) ¼ VDS, we obtain
IDS ¼
pR2
L
q
m0n
1þ qðVGS  VThÞ
nie
f0
S;min
VT VT

1 e
VDS
VT

(29)
Where m0nis the doping dependent mobility given by [39]
m0n ¼
mnﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ0
@1þ NaðNrefþNaS1Þ
1
A
vuuut
(30)
Where mn is the electron mobility, S1 and q are the ﬁtting pa-
rameters required to obtain a ﬁt between the modeled expression
and simulated results. The value of S1 and q considered in this
study equals to 350 and 0.04 respectively [40]. In TCAD simulation,
the threshold voltage (VTh) is measured considering a constant
current method, with reference drain current equal to 1  107 A/
mm [41].3. Model veriﬁcation and result
To verify the proposed analytical model, a graph of surface po-
tential distribution versus the channel length was plotted using
MATLAB and was compared with the results obtained from nu-
merical TCAD device simulator ATLAS [42]. Fermi-Dirac carrier
statistics model with Drift-Diffusion (DD) model has been
employed to model carrier transport in 2-D device simulation. In
spite of the fact that DD model fails to capture velocity overshoot
effect and fails in ballistic limits, according to a recentwork [43], DD
model is chosen for the simpliﬁcation it offers for modeling nano-
scale devices. Concentration dependent mobility model (CONMOB)
ad Field dependent mobility models (FLDMOB) have also been
used. To model carrier recombination, ShockleyeReadeHall (SRH)
recombination model combined with Auger recombination model
has been chosen. Newton and Gummel methods are chosen to
obtain numerical solution coupled differential equations.
A. Surface Potential variation for DMG and SMG MOSFETs
Fig. 2 shows the plot of the variation of the surface potential proﬁle
as a function of position along the channel from the source side to the
drain side for DMSG and SMSG MOSFETs as obtained from modeled
expression and TCAD simulation. As the gate of the DMSGmaterials is
made up of two metals with different work function, a potential step
change near the junction of the two metals is observed. This step
change in the potential proﬁle indicated in Fig. 2 is responsible for an
increased carrier velocity and hence in increased carrier transport
efﬁciency causing an increase in the Drain current IDS.
Fig. 3 shows the plot of the variation of surface position as a
function of the position along the channel for different values of
radius R ¼ 10 nm and 20 nm. From Fig. 2, it is observed that as
radius R decreases, the minimum value of surface potential (fS,min)
decreases, and shifted towards the source side, thus indicating
higher band-bending, higher gate- controllability, resulting in
decreased effect of drain-induced barrier lowering (DIBL) and
decrease of VTh roll-off. Thus, it may be concluded that a reduction
in channel radius causes in decrease of SCEs.
B. Electric Field variation for DMSG and SMSG MOSFETs
Fig. 4 shows the comparison of the variation of the lateral
Electric Field for DMSG and SMSG MOSFETs as a function of the
Fig. 3. Variation of Surface potential as a function of the position along the channel
from the source to the drain for DMSG MOSFET with L1 ¼ L2 ¼ 20 nm, FM1 ¼ 4.8 eV,
FM2 ¼ 4.0 eV and for SMSG MOSFET with L ¼ 40 nm and FM ¼ 4.8 eV for Radius
R ¼ 10 nm and R ¼ 20 nm.
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with the results obtained from modeled expression and numerical
TCAD simulation. Fig. 4 reveals that a step change in the potential,
proﬁle causes a step change in the Electric Field proﬁle located at
the junction of the two metals. The increase in the Electric Field
near the junction of the two-metals, leads to an increase in the
carrier transport efﬁciency. Moreover, from Fig. 4, a reduction of the
Electric Field near the drain end for DMSG MOSFET is evident. In
contrast, for SMSG MOSFET, an increased value of Electric Field as
compared to DMSG MOSFET is also evident. A high Electric Field
near the drain side may results in the formation of highly energetic
and accelerated “hot-carrier”, which under the inﬂuence of trans-
verse Electric Field may tunnel into the oxide, gets trapped into the
oxide region and damage the interface, thus causing concerns
about device reliability. The reduction in the drain side Electric
Field indicates a reduction in the deleterious Hot-Carrier Effects
(HCEs).
C. Threshold Voltage variation for DMG and SMG MOSFETsFig. 4. Variation of the lateral Electric Field as a function of the position along the
channel for DMSG MOSFET with L1 ¼ L2 ¼ 20 nm, FM1 ¼ 4.8 eV, FM2 ¼ 4.0 eV and for
SMSG MOSFET with L ¼ 40 nm and FM ¼ 4.8 eV.Fig. 5 plots the threshold voltage (VTh) variation as a function of
channel length for DMSG and SMSG MOSFETs. From Fig. 5, it is
evident that DMSG MOSFET provides higher efﬁcacy to VTh roll-off
as compared to SMSG MOSFETs. The distributed proﬁle of the
Electric Field along the channel for gate-engineered MOSFETs
causes a screening of the drain potential variation to the source side
of the channel, which leads to a reduction in source-channel side
barrier modulation, thus leading to a reduction in Drain Induced
barrier Lowering (DIBL), and in turn a reduction in VTh roll-off is
achieved for DMSG MOSFETs.
Fig. 6 plots the threshold voltage (VTh) variation as a function of
channel radius R for DMSG and SMSG MOSFETs. From Fig. 6, it is
evident that DMSG MOSFET provides higher efﬁcacy to VTh roll-off
as compared to SMSG MOSFETs for increase in channel radius with
a ﬁxed channel length. Fig. 6 reveals that as the Si channel thickness
increases for both SMSG and DMSG devices, the gate loses its
control over the channel carriers while the drain gainsmore control
on the same leading to decrease in the threshold voltage. Therefore,
in order to achieve a small reduction of threshold voltagewith gate-
length downscaling, the Si channel thickness needs to be optimized
to a small value.
D. Subthreshold Current variation for DMG and SMG MOSFETs
Fig. 7 shows the comparison between modeled expression
and TCAD simulation of the variation of subthreshold Drain
current (IDS) as a function of the VGS for DMSG and SMSG
MOSFETs. Fig. 7 indicates that DMSG provides higher IDS as
compared to SMSG devices, owing to its higher carrier transport
efﬁciency attributed by the increase in the average Electric Field
produced by the gate-material engineering. The peak in the
electric ﬁeld proﬁle leads to a rapid acceleration to the carriers
at the interface of metals, resulting in enhanced carrier transport
efﬁciency to supply more and more carriers to reach the drain
terminal. However, it is worth mentioning that an increase in
the subthreshold drain current causes an increase in the sub-
thershold leakage current and a decrease in the subthershold
swing, which needs to be minimized for ultra low power device
applications.
D. DIBL variation for DMG and SMG MOSFETsFig. 5. Variation of the Threshold Voltage as a function of channel length for DMSG
MOSFET with L1 ¼ L2 ¼ 20 nm, FM1 ¼ 4.8 eV, FM2 ¼ 4.0 eV and for SMSG MOSFET with
L ¼ 40 nm and FM ¼ 4.8 eV.
Fig. 6. Variation of Threshold Voltage VTh as a function of radius R for DMSG MOSFET
with L1 ¼ L2 ¼ 40 nm, FM1 ¼ 4.8 eV, FM2 ¼ 4.0 eV and for SMSG MOSFET with
L ¼ 80 nm and FM ¼ 4.8 eV.
Fig. 8. Variation of DIBL as a function of channel Length Lg for DMSG MOSFET with
radius R ¼ 10 nm, L1 ¼ L2 ¼ L/2, FM1 ¼ 4.8 eV, FM2 ¼ 4.0 eV and for SMSG MOSFET with
FM ¼ 4.8 eV.
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performance than SMDG devices with respect to DIBL, which is
deﬁned as
DIBL ¼ DVTh
DVDS
¼
ðVTh1  VTh2Þ
ðVDS1  VDS2Þ

(31)
Where VTh1 and VTh2 are threshold voltages extracted at drain bias
VDS1 ¼ 0.1 V and VDS2 ¼ 1.0 V. Fig. 8 shows the variation of DIBL as a
function of channel length. Fig. 8 shows that DMSG device out-
performs SMDG device due to the higher gate-controllability,
increased screening of the threshold voltage deﬁning region (Re-
gion under M1 near the source) from the variation of the drain bias
caused by the step pattern in the potential proﬁle. On the other
hand, Fig. 9 shows that DMDG shows better performance than
SMDG for the variation of DIBL as a function of radius R. From Figs. 6
and 3 it is evident that that thicker Si ﬁlm exhibits higher VTh roll-
off with a reduced gate-controllability indicating a reduced SCEs,
thus justifying higher DIBL for increase in radius R (Fig. 9).Fig. 7. Variation of the subthreshold drain current IDS as a function of the gate-to-
source voltage VGS for DMSG MOSFET with L1 ¼ L2 ¼ 20 nm, FM1 ¼ 4.8 eV,
FM2 ¼ 4.0 eV and for SMSG MOSFET with L ¼ 40 nm and FM ¼ 4.8 eV.4. Conclusion
For the ﬁrst time, this paper reports a comprehensive compar-
ative study of the effect of the gate engineering on the short-
channel effect performances between a DMSG MOSFET and an
SMSG MOSFET of same dimension. Physics based analytical model
of the surface potential, Electric Field, threshold voltage and drain
current has been developed to ﬁnd the inﬂuence of gate engi-
neering on the SCEs. It has been demonstrated that DMSG MOSFET
provides a better immunity to SCEs as compared to SMSG MOSFET.
In order to validate and verify our model, the modeled expressions
have been compared with the simulated results obtained from the
2-D device simulator ATLAS. A nice agreement is achieved with a
reasonable accuracy over awide range of device parameter and bias
condition. This work provides an intensive and guide for further
research and experimental investigation of the critical aspects of
the gate-engineered surrounding gate MOSFET.Fig. 9. Variation of DIBL as a function of radius R for DMSG MOSFET with
L1¼ L2 ¼ 40 nm, FM1 ¼ 4.8 eV, FM2 ¼ 4.0 eV and for SMSGMOSFET with L ¼ 80 nm and
FM ¼ 4.8 eV.
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u3 ¼

l21p5 þ l1p6 þ l2p7 þ l22p8 þ l2l1p9  p10
	
;p10 ¼

 V21  p22  p2V1g4
	
;p9 ¼ ð2p3p4 þ g3p3Þ;
p8 ¼ p23;p7 ¼ ð2p3p2 þ p3V1g4Þ;
p6 ¼ ðg2 þ 2p4p2 þ g3p2 þ p4V1g4Þ;
p5 ¼

g1 þ p24 þ g3p4
	
;
p4 ¼


k1n3p1  2k1p1 þ k1n*3p1

;
p3 ¼

 2k2p1 þ k2m*3p1 þ k2m3p1;
p2 ¼ ð2V3k2p1 þ 2V1k1p1Þ;
p1 ¼ 1
.
k1e
L2  L1
l þ k1e
L1  L2
l þ k2e
L2  L3
l þ k2e
L3  L2
l
	
;
g1 ¼


1 n3  n*3 þ 1 c2

; g2 ¼


V1n
*
3  2V1 þ V1n3

; g3 ¼

 2þ n3 þ n*3; g4 ¼ 
n3  n*3;
n3 ¼ e
L2  L1
l ;n*3 ¼ e
L1  L2
l ;m*3 ¼ e
L2  L3
l ;m3 ¼ e
L3  L2
l ;
l1 ¼ VFB1 
qNA
l2εSi
c2 ¼

e
L1  L2
l  e
L2  L1
l
	
e
L2  L1
l  e
L1  L2
l
	.
4; c3 ¼ e
L2
l ; c*3 ¼ e
L2
l ; c4 ¼ e
L1
l ; c*4 ¼ e
L1
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